Process flow of the mixed-signal 3D-IC with via-last/backside-via

A New Dimension Of Complexity For IC Design

3D-IC Design Challenges and Requirements

Challenges and recent prospectives of 3D heterogeneous integration - ScienceDirect

Through-Silicon-Via (TSV) – Revolution in IC Packaging Technology, Blog Posts

Design, fabrication, characterization and reliability study of CMOS-MEMS Lorentz-force magnetometers

Process flow of the mixed-signal 3D-IC with via-last/backside-via TSV

Steps to Minimize IR Drop in Integrated Circuit Design

3D ICs - Semiconductor Engineering

Cadence Digital and Custom/Analog Design Flows Certified by TSMC for Latest N3E and N4P Processes

True 3D Is Much Tougher Than 2.5D

2.5D IC Integration

Frontiers Spiking CMOS-NVM mixed-signal neuromorphic ConvNet with circuit- and training-optimized temporal subsampling

The Design and Fabrication of Through-Silicon Vias in 3DICs, System Analysis Blog

Closing The Test And Metrology Gap In 3D-IC Packages

Applied Sciences, Free Full-Text